A novel metal TO-257 4-pin package is proposed for the packaging of a D-mode GaN MIS-HEMTs cascoded with an integrated power MOSFET and a Schottky diode device, and demonstrated in power conversion applications. The normally-off hybrid cascode circuit provides a maximum drain current of 14.6 A and a blocking capability of 600 V. The cascode configuration has a +3.9 V gate threshold, sufficient voltage swing, good controllability of commonly available gate drivers. Analysis of 48 V/ 2 A power conversion characteristics are discussed and show the excellent switching performance in inductive load circuits. Switching characteristics of the integral SiC SBD are also demonstrated. Finally, a 48-to-96 V boost converter is used to evaluate the benefit of GaN cascode switches. Experimental results show an output power of 94.8 W and a power efficiency of 95.37 % under a switching frequency of 100 kHz, which is higher than the 92.03% power efficiency provided by the conventional Si MOSFET with the same switching operation.
Introduction
Due to the extraordinary material properties of GaN, GaN HEMTs have been used in many power conversion and RF applications (1, 2) . Aggressive development of GaN in large-diameter (up to 200 mm) Si wafers combined with the development CMOS compatible processes has resulted in a cost effective, high performance technology in comparison with SiC-based technology (3, 4) . The GaN high electron mobility transistors (HEMTs) are now used in micro-inverters (5, 6) . For power switching applications, the enhancement mode (E-mode) devices feature a narrow gate voltage swing, which requires highly accurate control to prevent spikes (7, 8) . For safety reasons, depletion mode (D-mode) devices require a negative drive voltage, which is difficult to provide with commonly available gate drivers (9, 10) . To avoid the deficiencies of the above approaches, this study combines a high voltage (HV) D-mode GaN HEMT device with a low voltage (LV) Si-based MOSFET device in cascode configuration (11) (12) (13) .
Depletion mode devices in a cascade structure behave like MOS transistors but with high voltage and low on-resistance characteristics. This study presents the optimal cascode configuration in terms of device physics, process technology, design and advanced packaging, and performance. A D-mode GaN device with a metal-insulator-semiconductor (MIS) gate structure has been developed for high-voltage power switches (14, 15) . The advantage of the D-mode MIS-HEMT compared to its conventional equivalent is its enlarged gate swing with a lower gate leakage current. For a given power rating, GaN devices provide 10 times higher power density compared to Si-based devices (16) . However, although various studies have considered the on-wafer power characteristics of discrete GaN HEMTs at the load-pull level, none has considered the effects of chip-size packages. Due to the very small die surface area, proper thermal management is critical (17, 18) . Details of the materials and processes used to fabricate the package are discussed. This study analyzed the performance characteristics of a D-mode MIS-HEMT device configured in cascode mode, including the switching characteristics of the device and its integration into a hermetically sealed 4-pin TO-257 metallic package (19, 20) . A fourth pin is added to provide a Kelvin source and to reduce the parasitic inductance of the source lead of the power MIS-HEMT. An added benefit of the Kelvin source configuration in the TO 257-4 is the ease of using the PCB layout due to its new pin arrangement, in which the drain is exposed and the source is between the gate and drain. This reduces the critical drain to gate coupling, which often causes gate oscillations at turn off when the Drain-Source Voltage (V DS ) has high dv/dt rates. This in-package hybrid cascade circuit with an integrated SiC Schottky barrier diode (SBD) effectively bypasses the slow and inefficient internal body diode of the Si MOSFET (21) . The relevance of GaN cascode switches to power electronics was discussed (22, 23) . Current switching speeds of GaN cascode circuits are higher than those of Si MOSFETs in the same voltage range. In the analysis of converter design and loss, clamped inductive load switching measurements are performed to evaluate switching performance and to provide loss references (24) . Switching characteristics of the integral SiC SBD are also demonstrated. Finally, A boost converter is used in further performance tests to evaluate the feasibility and advantages of GaN cascode switches in power applications.
AlGaN/GaN HEMTS Device Structure and Fabrication
Recent technological improvements in GaN on silicon have enabled large-area GaN HEMT power devices. The largest single chip device fabricated on a GaN-on-Si wafer to date is an 80A/ 600 V GaN-based power device with an active area of 8 mm2. The availability of large-area devices does not mean they are economically viable in large-volume production. As in silicon, the die cost increases dramatically as the device size increases because the growth uniformity and processing yield decrease. These limitations are also the main reason why SiC power modules are fabricated by bonding multiple lower current die in parallel until a desired high current rating. Figure 1 shows the D-mode AlGaN/GaN MIS-HEMT structure studied in this work. The device had 80 gate fingers, a gate length of 1 μm, a gate width of 1 mm, and a total gate periphery of 80 mm. Deposition and fabrication were performed on 4-inch Si substrates to determine process uniformity. The AlGaN/GaN hetero-structure pattern is grown on a silicon substrate (thickness, 900 μm) by metalorganic chemical vapor deposition. The epitaxial structure consisted of a 3.9 μm-thick GaN/AlGaN buffer layer, on which was deposited a 2.1 μm-thick GaN layer, a 20 nm-thick Al 0.23 Ga 0.77 N barrier layer and, finally, a 4 nm-thick GaN capping layer. To fabricate this device, Mesa isolation was performed with a ICP-RIE system with Cl 2 as the etching gas. Source/drain Ohmic contacts were formed by an alloyed Ti/Al/Ni/Au (20 nm / 120nm / 25nm / 100nm) metal stack. The 2nm AlN interfacial passivation layer (IPL) was deposited by PE-ALD system with Al(CH 3 ) 3 (TMA) and NH 3 gases as precursors. The same chamber was then used to deposit 8nm Al 2 O 3 . Afterward, post deposition annealing (PDA) was performed at 500 °C in N2 ambient to improve the gate insulator quality. The 2nm AlN IPL has proven effective for suppressing threshold voltage hysteresis and for reducing current collapse (25) . The Ni/Au (50nm / 450nm) was used as the gate electrode on top of the dielectric stack. Finally, the device was covered with a 200 nm-thick Si 3 N 4 film for device passivation and provided with a standard Au-plated interconnect to complete a multi-finger FET. For maximum acceptability and applicability, the hybrid cascade circuit allows D-mode MIS-HEMTs to function like E-mode devices as shown in Fig. 2 
(a). This GaN power switch incorporates a low-voltage (LV)
MOSFET connected in series with the high-voltage (HV) GaN HEMTs, wherein the internal SiC SBD connects anti-parallel to the cascode. The diode co-packaged with the cascode structure reduces power consumption and enables support for smaller peripheral components. Using the on-off state of an LV MOSFET to control the on-off state of D-mode MIS-HEMTs makes the cascode power switch compatible with existing Si gate-drivers. The HV GaN HEMT extends the operating voltages of power systems, and the LV MOSFET provides a sufficient safety driving margin. This configuration helps to mitigate gate drive issues because E-mode HEMTs require a drive of 5 V to become fully enhanced but suffer damage if the gate drive rises above 6 V. The design and implementation of the cascode configured GaN Switch was also considered. Figure 2 (b) shows the proposed cascode-connected GaN HEMTs in a TO-257 style metal package (26, 27) . A fourth pin is added to provide a Kelvin source connection (SK), which is used only for switching control. This connection reduces the common source inductance of the main power connection. The HV and LV devices are bonded on a direct bond copper (DBC) AlN substrate in a metal-encapsulated package. The DBC substrates are patterned to establish the required interconnects between the devices. The design space of the substrate layout was fully searched to enable reduced parasitic parameters and layout area. Both devices were attached to the DBC substrate by silver sintering, and the DBC substrate was attached to the metal header by vacuum vapour phase soldering. The gate, drain and source were connected to package terminals by 0.03 mm diameter gold wire bonds. The module was then filled with silicon gel to ensure good thermal stability and electrical insulation. Finally, a coefficient of expansion (CTE) matched metal lid was sealed in place. 
Characterization of GaN-Cascode Device
Many studies have evaluated the performance evaluations of cascoded GaN HEMT devices. The cascode switch is mainly tested in terms of output characteristics (ID-V DS ), transfer characteristics (ID-V GS ) and voltage blocking capability. For the completed device, Fig. 3(a) shows the output characteristics obtained by a Keithley 2651A source meter with proper biasing where the V GS starts from 0 V to 8 V in steps of 2 V. When V GS = 2 V, the drain current is almost zero; when V GS = 6 V, the combined switch is fully on and carries a drain current in excess of 14.6 A with a voltage drop of 5 V. When connected in series, the 30 V MOSFET (Ron 30 mΩ) increases the total cascode on-resistance by 330 mΩ, which is less than 10 %. Most conduction loss occurs in the HV GaN HEMTs. Figure 3(b) shows the normally-off transfer characteristics (ID-V GS ) for V GS from 0 -6 V in 0.1V increments and V DS ranging from 1 -5 V. A gate-threshold voltage higher than +3.5 V provides a sufficient margin for safe operation. Since the cascode switch can sustain a large input-gate voltage swing (> 5 V) without failure, D-mode HEMTs are compatible with existing gate drive circuits. In contrast, the gate voltage swing of a commercially available E-mode HEMT is 1 -1.5 V. Figure 4 displays the off-state characteristics of the cascode switch. As V DS is swept forward from 0 V to 650 V, the maximum voltage at which leakage is limited to 10 mA increased steadily. The LV MOSFET (leakage current 25 µA @max) defines and controls the on/off state of HV GaN HEMTs, which results in an off-state for V GS = 0V. The high voltage off-state characteristics reveal that the leakage current (approximately 5.8 mA at 600V) is mainly from D-mode MIS-HEMTs and is four orders of magnitude lower than the maximum on-state current. The resulting leakage current is lower than 100 µA/mm of gate width. Off-state breakdown characteristics were further analyzed in the D-mode HEMTs with and without additional AlN/Al2O3 bi-layer gate dielectric. Figure 5 shows that the drain leakage current is measured at a V GS value of −4 V while increasing V DS to 650 V. The breakdown voltage of MIS-HEMT with bi-layer gate dielectric (620 V) is significantly higher than that of conventional HEMT (340 V). Notably, dislocations and other defects in the conventional HEMT result in a high drain leakage current. These experimental results suggest that, when used in cascode configuration, MIS-HEMTs effectively suppress forward leakage current and current collapse under high drain bias switching conditions. The HEMT leakage current must be sufficiently low to reduce power loss in the cascode switch. Figure 6 represents the 48 V/ 2 A clamped inductive load characterization test circuit which evaluates the switching performance applied to the DUT in power conversion applications. In this circuit, a low inductive path is provided for the transient current during switching to eliminate parasitic oscillations where possible. The cascade GaN HEMT package is gated on using a double pulse gate voltage. The first pulse (19.8 μs) builds up the test current in the inductor. When the first pulse is terminated, the inductor current commutates from the DUT to the adjacent SiC SBD. This short turn-off period is used to measure the DUT turn-off switching characteristics. The next adjacent pulse (2.5 μs) occurs 5 μs later. Upon turn-on of the DUT gate during this second pulse, the test current flowing into the inductor current combined with the diode reverse current creates a current spike in the DUT. The inductive load creates a situation where high-voltage and high-current are simultaneously applied to the DUT. Figure 7 shows the switch waveforms for a 10-ohm gate resistor connected in series in the gate biasing circuit. Because of the fast switching transients, both the switched current and voltage waveforms have large ringing during the turn on. The switch waveforms are mainly to provide the loss reference to the design of the boost converter in the following sections. Figure 8(a) shows the test system used to characterize the reverse recovery characteristics of integrated diodes. The DUT gate and source are shorted to test the cascode configuration with and without an integrated SiC SBD. The other GaN switch acts as a control device and is subjected to a double pulse. The first pulse is used to establish the test current in the inductor (L). The current ramps in the lower control device and freewheels through the DUT internal diode during turn-off of the control device. When it is turned on again by the second pulse, the DUT internal diode begins to recover the DUT voltage rises toward the bus voltage VDC, which completes the recovery test. The cascode GaN switch exhibits outstanding reverse recovery characteristics. Figure 8(b) shows the reverse recovery characteristics of cascoded switches with (solid line) and without (dashed line) an integrated SiC SBD. The reverse recovery time trr for cascoded switches with SiC SBD is short (less than 1/2), and the reverse recovery charge Qrr is small (less than 1/5) as compared with those without SiC SBD. The implications of a low Qrr are the potential to achieve a lower conduction and switching losses in the boost converter. A low Qrr also minimizes the ringing and overshoot voltage to ensure sufficient reliable operation. A 96 W DC-DC boost converter prototype is built with single GaN cascade switch and SiC SBD. Figure 9 (a) shows a diagram of the studied circuit. The input and output voltages are 48 V and 96 V, respectively. The main circuit consists of an inductor (L), a GaN cascode switch, a SiC SBD, two filtration capacitors (Cin and Cout), and a load (Rload). The SiC SBD is used in the experiment due to their superior switching characteristics with zero recovery current (28) . The inductor absorbs energy during the on-interval of the GaN cascade switch and releases the stored energy to the load at twice the input voltage during the off-interval of the switch. A gate-source voltage (V GS ) swing from 0 to 12 V is supplied using a pulse generator with 50 % duty cycle and 100 kHz frequency. The boost converter operates in continuous-conduction mode (CCM) to avoid inductor current becoming discontinuous. Circuit performance was evaluated under actual operating conditions by building the power circuit on a dual-layer PCB with the backside soldered on the copper heat sink. The back of the HEMT and SBD tabs were bolted onto the heat spreader to provide grounding and additional heat transfer paths. Since the MIS-HEMT structure minimized the impacts of the forward drain bias stress, Fig. 9(b) shows that the circuit provided a continuous stable operation of 96 V and maintained high power efficiency. Power efficiency was 95.37 %, and output power was 94.8 W. Leakage currents from the LV MOSFET and HV HEMT cause further losses; therefore, the leakage current levels of the MIS-HEMTs are maintained below 1 nA/mm. Therefore, they do not affect the overall efficiency of the overall cascode configuration (29) . This output power is the same level as that for the power supply and battery charger applications. Figure 10 shows the efficiency curves of Si-based and GaN-based boost converter. In this evaluation, all the DUTs are placed in a test fixture under the same operating conditions except that the GaN cascade switch is replaced with the power MOSFET while the SiC SBD is still used as the boost diode. The performance is compared in terms of the measured converter efficiencies between a HEXFET® MOSFET (International Rectifier, part IRF540ZPbF) and a GaN cascade switch (30) . The efficiency of the GaN-based converter improves by 3.3 %, mainly through the improved switching loss. The efficiency difference exceeds 3.8 % at 17 W output power under a light load because the conduction loss becomes a small percentage of the total converter loss. The analyses of reverse recovery characteristics show even more advantages of the hybrid cascode circuitry. 
Switching Characterization

MIS-HEMT HEMT
Conclusions
This study successfully demonstrated the integration of a D-mode GaN MIS-HEMT with a Si MOSFET and SiC SBD in a cascode configuration. The metal TO-257 4-pin package developed for a cascode structure provided sufficient local thermal management to dissipate heat, which is mainly produced by the GaN HEMTs. A fourth pin added to provide a Kelvin source connection for gate-driven control effectively reduces drain-gate coupling, which causes gate oscillations. The proposed normally-off hybrid cascode circuit has a maximum drain current of 14.6 A and a breakdown voltage exceeding 600 V. The cascode configuration, which has a +3.9 V gate threshold and an enlarged gate voltage swing, is easily driven by commonly available gate drivers. Standard double-pulse clamped inductive load test is performed to demonstrate the durability of the cascode. Reverse recovery characteristics of the cascade circuit are demonstrated with and without internal SiC SBD. Finally, a 48-to-96 V boost converter is explored to evaluate the benefit of hybrid cascode switches. Experimental results show power efficiency of 95.37 % under a switching frequency of 100 kHz, which is higher than that the 92.03% power efficiency of a Si MOSFET in the same switching operation.
